Key Metrics
CiteScore 

1
SJR 

Q3Computer Science Applications

Recommended pre-submission checks
Powered by 

IPSJ Transactions on System LSI Design Methodology Journal Specifications
Indexed in the following public directories
SJR
| Overview | |
| Publisher | Information Processing Society of Japan |
Planning to publish in IPSJ Transactions on System LSI Design Methodology ?
Upload your Manuscript to get
- Degree of match
- Common matching concepts
- Additional journal recommendations

Recently Published Papers in IPSJ Transactions on System LSI Design Methodology
Message from the Editor-in-Chief
- 1 Jan 2026
- IPSJ Transactions on System and LSI Design Methodology
Implementation and Evaluation of Edge-cloud Distributed CNN with Serverless Computing
- 1 Jan 2026
- IPSJ Transactions on System and LSI Design Methodology
Design of a Neural Network Accelerator Using Single Flux Quantum Circuits for Ultrafast Operation
- 1 Jan 2026
- IPSJ Transactions on System and LSI Design Methodology
A Decomposition Method of MCT Gates for Reducing Overall Circuit T-depth
- 1 Jan 2026
- IPSJ Transactions on System and LSI Design Methodology
Verification and Validation of Standard Cell Scan C-element in Prototype Chip
- 1 Jan 2026
- IPSJ Transactions on System and LSI Design Methodology
Proposal for Non-Volatilization of Logic Cell Architecture for eFPGA IP
- 1 Jan 2025
- IPSJ Transactions on System and LSI Design Methodology
Message from the Editor-in-Chief
- 1 Jan 2026
- IPSJ Transactions on System and LSI Design Methodology
Implementation and Evaluation of Edge-cloud Distributed CNN with Serverless Computing
- 1 Jan 2026
- IPSJ Transactions on System and LSI Design Methodology
Design of a Neural Network Accelerator Using Single Flux Quantum Circuits for Ultrafast Operation
- 1 Jan 2026
- IPSJ Transactions on System and LSI Design Methodology
A Decomposition Method of MCT Gates for Reducing Overall Circuit T-depth
- 1 Jan 2026
- IPSJ Transactions on System and LSI Design Methodology
Verification and Validation of Standard Cell Scan C-element in Prototype Chip
- 1 Jan 2026
- IPSJ Transactions on System and LSI Design Methodology
Proposal for Non-Volatilization of Logic Cell Architecture for eFPGA IP
- 1 Jan 2025
- IPSJ Transactions on System and LSI Design Methodology